OCT 0 8 2003

plus sign (+) inside this box

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no espons are patient to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

## **INFORMATION DISCLOSURE** STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet of 3

	Complete if Known		1
Application Number	09/749,750	RECE	\/ <b>C</b> D
Filing Date	December 28, 2000	TILUE	コマピレ
First Named Inventor	MAIYURAN et al	OCT 1	0 2003
Group Art Unit	2186		
Examiner Name	S.C. Elmore	Technology	Contar Odo
Attorney Docket Number	2207/10608	Technology (	renter 210

			U.	S. P	ATENT I	DOCUME	NTS			
Examiner Initials *	Cite No.1		U.S. Patent Document Number		I Code <sup>2</sup>		atentee or Applicar ed Document	t Da	te of Publication of Cited Document MM-DD-YYYY	
SE		<del>                                     </del>	6,381,671		nown) B1	Avuk	awa et al		April 30, 2002	
SE			6,115,793				ruber	S	September 5, 2000	
4	·		US 2002/012901		A1	Maiy	uran et al	s	Pub. date eptember 12, 2002	
					EIGN DA	TENT D	OCUMENTS	_l		
Examiner Initials*	Cite No.1		Foreign Patent Document  Office <sup>3</sup> Number <sup>4</sup> Kind Co	de <sup>5</sup>	Name of or App	Patentee licant of ocument	Date of Publica Cited Docur MM-DD-Y	ition of nent	Pages, Columns, Lines, Where Relevant Passages or Relevant	T <sub>8</sub>
			(if know	<i>(n)</i>					Figures Appear	'8
			OTHER PRIOR ART	NC	N PATE	NTIITE	RATURE DO	СПМ	FNTS	
Examiner Initials *	Cite		Include name of the author ( item (book, magazine, jo	in CA	PITAL LE	ETTERS), ymposium	title of the artic	de (whe	en appropriate), title of the page(s), volume-issue	T 2
SE	,	0	Agarwal et al, "Colum the Miss Rate of Dire Intl Symposium on Co Technical Committee Computing Machinery 16-19, 1993	ct-M omp on ( y SI(	lapped uter Ar Compu GARCI	Caches chitectu iter Arch I, pp 16	s", Proceed ire, IEEE ( nitecture, A 9-190, Sa	dings Comp Assoc n Die	, The 20 <sup>th</sup> Annual uter Society, iation for go, California, May	
SE		ð	Alexander et al, "Disting Performance Memory High-Performance Control Technical Committee California, February 3	System on some	stems" uter Ar Compu	, Procee chitectu	edings, Se re, IEEE C	cond comp	Intl Symposium on uter Society,	
Æ		ь	Burger et al, "The Sin Sciences Department Wisconsin, Madison,	nple t Te Wis	Scalar chnical consin	<i>Report</i> June 1	, No. 1342 997	2, Th€	e University of	
Sk.		4.5	Edmondson et al, "Internal Organization of the Alpha 21164, a 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor", <i>Digital Technical Journal</i> , Vol. 7, No. 1, pp 119-135, 1995							
SE		Ŋ	Hill, Mark D., "A Case December 1988	e for	Direct-	-Mappe	d Caches"	, Con	nputer, pp 25-40,	
						·				
Examiner Signature			SELMORE			Date Conside	ered	4.	·9-04	J

	OIPE TOTAL
, Please type	o plus sign (+) inside this box $\rightarrow$ $+$
	Under the Paperwork Reduction Act of 1995, no year one, are good on res

PTO/SB/08A (08-00) Approved for use through 10/31/2002. OMB 0651-0031
S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE spond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

## **INFORMATION DISCLOSURE** STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 2 of 3

	Complete if Know	n	١
Application Number	09/749,750	DEOF	]
Filing Date	December 28, 2	OOO RECE	IVFD
First Named Inventor	MAIYURAN et a	al 007-	ין יין
Group Art Unit	2186	001 1	<b>0</b> 2003
Examiner Name	S.C. Elmore	Taskanl	]
Attorney Docket Number	2207/10608	Technology C	enter 2100

		OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS	
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T 2
SE	A	Juan et al, "The Difference-bit Cache", Proceedings, The 23 <sup>rd</sup> Annual Int'l Symposium on Computer Architecture, ACM SIGARCH, IEEE Computer Society, TCCA, pp 114-120, Philadelphia, Pennsylvania, May 22-24, 1996	
SE	V	Kessler et al, "Inexpensive Implementation of Set-Associativity", Proceedings, The 16 <sup>th</sup> Annual Intl Symposium on Computer Architecture, IEEE Computer Society Press, pp 131-139,1989	
SE	1	Rau et al, "Pseudo-Randomly Interleaved Memory", Proceedings, The 18 <sup>th</sup> Annual Intl Symposium on Computer Architecture, Association for Computing Machinery, pp 74-83, Toronto, Canada, May 27-30, 1991	
SE	8	Rivers et al, "On Effective Data Supply for Multi-Issue Processors", Proceedings, Intl Conference on Computer Design, VLSI in Computers	
Æ	ł	Sánchez et al, "A Locality Sensitive Multi-Module Cache with Explicit Management", Proceedings of the 1999 Intl Conference on Supercomputing, ICS '99, Rhodes, Greece	
se	١	Sohi et al, "High-Bandwidth Data Memory Systems for Superscalar Processors", ASPLOS-IV Proceedings, Fourth Intl Conference on Architectural Support for Programming Languages and Operating Systems, pp 53-62, Santa Clara, California, April 8-11, 1991	
SE	٧	Wilson et al, "Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors", Proceedings, The 23 <sup>rd</sup> Annual Intl Symposium on Computer Architecture, ACM SIGARCH, IEEE Computer Society, TCCA, pp 147-157, Philadelphia, Pennsylvania, May 22-24, 1996	
sk.		Wilson et al, "Designing High Bandwidth On-Chip Caches", "The 24 <sup>th</sup> Annual Intl Symposium on Computer Architecture, Conference Proceedings, ACM, pp 121-132, Denver, Colorado, June 2-4, 1997	

Examiner Signature	S. Elmore	Date Considered	4-19-04	
-----------------------	-----------	--------------------	---------	--

PTO/SB/08A (08-00)

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

The persons are proved to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

## **INFORMATION DISCLOSURE** STATEMENT BY APPLICANT

Under the Paperwork Reduction Act of 1995

(use as many sheets as necessary)

Sheet 3 of 3

	Complete if Known	
Application Number	09/749,750	
Filing Date	December 28, 2000	RECEIVED
First Named Inventor	MAIYURAN et al	
Group Art Unit	2186	OCT 1 0 2002

<u> 1</u>10 2003 S.C. Elmore Examiner Name Attorney Docket Number 2207/10608

	I	OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS	1
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, senal, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
56	4	Wilton et al, "An Enhanced Access and Cycle Time Model for On-Chip Caches", Digital WRL Research Report 93/5, Palo Alto, California, July 1994	
£	. 4	Shanley, T., <i>Pentium</i> ® <i>Pro Processor System Architecture</i> , Chapter 5, pp.61-118, Addison-Wesley Developers Press, 1997	
sE	ı	Rivers et al, "On High-Bandwidth Data Cache Design for Multi-Issue Processors", IEEE, Proceedings, Micro-30, Dec. 1-3, 1997, Research Triangle Park, North Carolina	
£	ı	Neefs et al, "A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks, 6th Int'l. Symposium on High-Performance Computer Architecture HPCA-6, IEEE, 1999, Los Alamitos, California	
SE	•	Calder et al, "Predictive Sequential Associative Cache", IEEE, Proceedings 2nd Int'l. Symposium on High-Performance Computer Architecture, Feb. 3-7, 1996, San Jose, California	
SE	,	Cho et al, "Decoupling Local Variable Accesses in a Wild-Issue Superscaler Processor, Proceedings of the 26th Annual Int'l. Symposium on Computer Architecture, May 1999	

OCT 0 8 2003

Examiner Signature	S. Elmore	Date Considered	4-19-04	
-----------------------	-----------	--------------------	---------	--